WO 2005/006205 PCT/RU2003/000306

A Method of Efficient Performance Monitoring for Symmetric Multi-Threading Systems

A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

10

15

20

25

30

5

BACKGROUND

1. FIELD

The present invention relates generally to performance measurement techniques and, more specifically, to measurement of performance of an execution thread within a symmetric multi-threading (SMT) system.

U

2. DESCRIPTION

It is a general practice to increase the computational performance by organizing parallel program execution. There are a number of methods to achieve this, including, but not limited to, out-of-order instruction execution, multiple data operands, shared memory multi-processor systems, distributed computations, and so forth. One of the popular and relatively inexpensive approaches is to combine multiple execution cores within one physical processor, or even provide separate execution state containers and control logic to share multiple processing units of a physical processor. The latter statement is applicable, for example, to the Hyper-Threading technology commercially available from Intel Corporation, which provides better utilization of various execution units incorporated in a processor.

Measurement of a processor's (program's) performance is one of the main tasks to be solved when building an efficient computational system. For single processor systems, performance monitoring is a matter of correctly written software, given that the processor (or other hardware components) provides the necessary resources. The performance monitoring task may be more difficult for SMT systems: performance monitoring

hardware support may vary considerably, and the interaction between hardware and software parts of performance monitoring system becomes more complicated.

Possible difficulties that can arise include the lack of performance monitoring resources (e.g., performance counters) to monitor the activity of all processing units (e.g., logical threads or processors) within a physical package, and no hardware support of asynchronous and independent measurements performed on a per-thread (per-logical processor/unit) basis.

Therefore, a need exists for the capability to efficiently monitor the performance of multi-threading systems taking into account the possible lack of hardware resources.

10

15

5

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is a diagram illustrating the dedication of hardware resources to execution threads according to an embodiment of the present invention;

Figure 2 is a flow diagram illustrating the initiation of the performance monitoring process according to an embodiment of the present invention; and

Figure 3 is a flow diagram illustrating the completion of the performance monitoring operation according to an embodiment of the present invention.

20

25

30

DETAILED DESCRIPTION

Embodiments of the invention described herein may be applicable to performance monitoring conducted on an execution thread basis within a symmetric multi-threading (SMT) system. One embodiment of the present invention may be used in a system built on Intel Corporation's Hyper-Threading (HT) technology to enable effective performance monitoring on a per logical processor basis.

Reference in the specification to "one embodiment" or "an embodiment" of the present invention means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase "in one embodiment" appearing in various places throughout the specification are not necessarily all referring to the same embodiment.

10

15

20

25

30

It is not always possible to provide independent hardware support for simultaneous monitoring of multiple execution threads or logical execution modules (e.g., logical processors for HT). Thus, many useful measurements can be performed for either all execution threads or for a specified subset, depending on a particular hardware implementation. Embodiments of the present invention relate to the case of limited performance monitoring resources and enable quasi-independent measurements for each execution thread or logical execution unit. That is, whenever a thread (logical unit) initiates measurements, the overall performance monitoring results are computed correctly, but the distribution of the results to any particular thread (logical unit) depends on a particular hardware implementation.

The following definitions may be useful in understanding embodiments of the present invention described herein.

A performance monitoring unit is a device (whether external, integrated, or a specific functional block within a primary unit) intended for measuring (monitoring) operational characteristics of a primary device (unit) or system.

An execution thread is a program to be executed by a processing unit (e.g., processor) independently and (if possible) concurrently with other programs, and the state of the processing unit (execution context) associated with such a program.

A logical execution unit is a specific processing unit that executes a program concurrently with other processing units, maintains a program execution state, and shares system resources with similar units within a primary processing unit.

One logical execution unit is supposed to run one execution thread (program) at a time. Therefore, for purposes of describing embodiments of the present invention there is no essential difference between the two terms. The methods described herein may be applicable to any processing system that may have performance monitoring resources shared between multiple processing units as well as multiple program threads as the latter are supported by hardware.

Hereinaster the term 'execution unit' denotes both an execution thread and a logical execution unit.

Figure 1 illustrates the structure of a performance monitoring unit (PMU) and three types of resource sharing that may occur in a symmetric multi-threading system. A PMU comprises counter logic 10, control logic 12, and execution unit indicator logic 14. In some embodiments, the execution unit indicator logic may be a part of the control logic. In

WO 2005/006205 PCT/RU2003/000306

4

a system that supports multiple execution units (EUs) within a physical package and provides each EU with a separate PMU for any given performance monitoring functionality, all performance monitoring data may be collected independently and asynchronously on an EU's demand. There are, however, a number of systems with limited PMU resources (e.g., Intel Corporation's Pentium4 processor with Hyper-Threading technology enabled) that need to be shared between multiple execution units. One of the examples of such sharing may be a system that has only one PMU that is capable of collecting performance data for either one or all execution units. The former case (one EU to be monitored) generally results in undercounting of performance data, while the latter case will produce overcounted results. To handle both cases, a system that implements the present invention needs to emulate the execution unit indicators 16 for each EU by means of a request allocation as described below.

5

10

15

20

25

30

Most of the current state-of-the-art systems provide a capability to set up a PMU to collect performance data for a subset of execution units by furnishing additional EU-indicators 18. Typically, the number of additional EU-indicators equals the number of execution units within a package, otherwise, if the number of EU-indicators appears to be less, the above described single EU-indicator conditions hold true for this case.

The performance monitoring process is illustrated in Figures 2 and 3.

According to embodiments of the present invention, the performance monitoring is started or stopped upon a request from an execution unit. A system implementing the present method should be capable of maintaining the correct sequence of such requests, insuring that a stop request always follows a start request or establishing the start/stop correspondence in any other applicable manner, e.g., providing a nested request support or ignoring excessive requests. As the requests may appear simultaneously, a special arbitration step 20 may be used to guarantee the exclusive use of a PMU. Once exclusive execution is acquired, the start request is allocated at block 22, that is, a special table (provided for this purpose) or PMU (if supported by hardware) field may be filled with a value indicating that a request to start performance monitoring operation is pending for a specific execution unit. If there is only one request currently allocated, the PMU may be programmed at block 24 to start collecting performance monitoring data for the EU that allocated the request. At block 26, the PMU counter may be set to a predefined value if the hardware supports counter initialization; otherwise, the current counter value may be stored in a special memory area as an initial value and may be later subtracted from a final

10

15

20

25

30

value when the performance monitoring operation stops. In case there is more than one request already allocated, at block 28 the requesting EU may be added to the set of EUs the PMU currently collects performance data for if such a possibility is supported by the PMU's hardware (PMU has a free EU-indicator).

Thus, performance monitoring process starts, and one counter of one PMU accumulates performance data for all execution units as they request this operation.

To stop the operation for an EU, a stop request may be issued by this execution unit. The arbitration may be performed at block 100 to acquire exclusive processing of each stop request. Then, at block 102, the stop request may be removed from the special table (see above) or PMU EU-indicator field (if supported by hardware). If there are no more requests allocated, the PMU may be programmed to stop collecting performance data at block 104. The final performance value may then be obtained at block 106. If there are requests from other EUs, active or pending, and the current EU belongs to the set of EUs the PMU collects data for (i.e., the request is active), the PMU may be programmed at block 108 to stop collecting data for the current EU (if such a possibility is supported by the PMU's hardware). Then, one skilled in the art will recognize the option, based on the knowledge of a particular system architecture and hardware performance monitoring capabilities, of retrieving the final performance value at block 110, setting the initial value equal to the value retrieved or reprogramming the performance monitoring unit to start counting from a predefined value if the retrieving and reprogramming procedures do not substantially affect performance monitoring results. Then, another EU needs to be selected at block 112 in order to be added to the set of EUs to accumulate data for at block 114. In case the current request is not within the set of active EUs (pending request, emulated by the EU-indicator 16), such a request may be discarded, and a zero or any predefined value may be returned as the performance monitoring result at block 116.

Thus, one embodiment of the present invention may be a system that collects performance monitoring data in one PMU counter for all execution units, and returns the performance monitoring results either each time all the EUs complete their operation, or each time a EU that happens to fall within a set of active EUs requests for completion. This means that the data collected pertains to all EUs and the total value is computed correctly (except for the described above cases of no hardware support for EU indicators) but the distribution of the final values to the EUs is considered system dependent. Still, even this implementation dependent information on the performance data distribution may be useful,

ЗАМЕНЯЮЩИЙ ЛИСТ (ПРАВИЛО 26)

WO 2005/006205 PCT/RU2003/000306

6

because it reflects the real-time EU interaction features and may be useful for many other types of system performance analysis.

For an exemplary embodiment of the present invention implemented in Assembler language refer to Appendix A. The Assembler code is provided for the purpose of illustration only and does not constitute a complete software performance monitoring system. Furthermore, one skilled in the art will recognize that embodiments of the present invention may be implemented in other ways and using other programming languages.

5

10

15

20

25

30

The techniques described herein are not limited to any particular hardware or software configuration; they may find applicability in any computing or processing The techniques may be implemented in logic embodied in hardware, environment. software, or firmware components, or a combination of the above. The techniques may be implemented in programs executing on programmable machines such as mobile or stationary computers, personal digital assistants, set top boxes, cellular telephones and pagers, and other electronic devices, that each include a processor, a storage medium readable by the processor (including volatile and non-volatile memory and/or storage elements), at least one input device, and one or more output devices. Program code is applied to the data entered using the input device to perform the functions described and to generate output information. The output information may be applied to one or more output devices. One of ordinary skill in the art may appreciate that the invention can be practiced with various computer system configurations, including multiprocessor systems, minicomputers, mainframe computers, and the like. The invention can also be practiced in distributed computing environments where tasks may be performed by remote processing devices that are linked through a communications network.

Each program may be implemented in a high level procedural or object oriented programming language to communicate with a processing system. However, programs may be implemented in assembly or machine language, if desired. In any case, the language may be compiled or interpreted.

Program instructions may be used to cause a general-purpose or special-purpose processing system that is programmed with the instructions to perform the operations described herein. Alternatively, the operations may be performed by specific hardware components that contain hardwired logic for performing the operations, or by any combination of programmed computer components and custom hardware components. The methods described herein may be provided as a computer program product that may

include a machine readable medium having stored thereon instructions that may be used to program a processing system or other electronic device to perform the methods. The term "machine readable medium" used herein shall include any medium that is capable of storing or encoding a sequence of instructions for execution by the machine and that cause the machine to perform any one of the methods described herein. The term "machine readable medium" shall accordingly include, but not be limited to, solid-state memories, optical and magnetic disks, and a carrier wave that encodes a data signal. Furthermore, it is common in the art to speak of software, in one form or another (e.g., program, procedure, process, application, module, logic, and so on) as taking an action or causing a result. Such expressions are merely a shorthand way of stating the execution of the software by a processing system to cause the processor to perform an action or produce a result.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

APPENDIX A

© 2002 Intel Corporation

A code example to count the number of bus accesses from a Pentium4 processor with Hyper-Threading technology enabled.

```
;;; a function to perform arbitration
            syncHT proc near
                 ;;; IN bh == Local APIC ID
                 ;;; OUT eax -> spin lock flag
10
                 movzx eax,bh
                 shr
                     eax, 1
                     eax,[pml_sync_HT + eax]
                 lea
                 call acquire_spin_lock
15
                 ret
             syncHT endp
             ;;; a function to start counting
             busproc_restart proc near
20
                  mov
                         eax, 1
                  cpuid
                        ebx,16
                  shr
                       bl,bl ;;; no HT when zero
                  or
                       no_HT
                  jz
 25
                  call syncHT
                  push eax
              ;;; read ESCR
                   xor
                         eax,eax
                         edx,edx
                   xor
                          ecx,msr_fsb_escr0
 30
                   mov
                   rdmsr
                   test bh,01h
                         cpu1
                   jnz
```

```
;;; executing on logical CPU0
            cpu0:
            ;;; if Tx clear, program own CCCR to start counting
                 ;;; eax[3..2] == T0
5
                 ;;; eax[1..0] == T1
                 test eax,03h
                       T1set
                 jnz
                         ecx,msr_fsb_escr0
                 mov
                         eax,busproc_escr_mask2 OR busproc_escr_T0
10
                 mov
                  wrmsr
                  ;;; clear the counter
                         eax,pml_initial_count
                  mov
                         edx,pml_initial_count + 4
                  mov
                                     ;;; 40-bit counters
                         edx,0ffh
15
                  and
                         ecx,msr bpu counter0
                  mov
                  wrmsr
                          ecx,msr_bpu_cccr0
                  mov
                          eax,busproc_cccr_mask_PMI0
                   mov
 20
                   wrmsr
                         HT_exit
                   jmp
              ;;; else set T-own in ESCR
              T1set:
                          ecx,msr_fsb_escr0
 25
                   mov
                         eax,busproc_escr_mask2 OR busproc_escr_T0
                   or
                   wrmsr
                   jmp
                          HT_exit
               ;;; executing on logical CPU1
  30
               ;;; if Tx clear, program own CCCR to start counting
                    ;;; eax[3..2] == T0
```

```
;;; eax[1..0] == T1
                test eax,0ch
                jnz
                      T0set
                        ecx,msr_fsb_escr0
                mov
                        eax,busproc_escr_mask2 OR busproc_escr_T1
5
                 mov
                 wrmsr
                 ;;; clear the counter
                        eax,pml_initial_count
                 mov
                        edx,pml_initial_count + 4
                 mov
                        edx,0ffh
                                    ;;; 40-bit counters
10
                 and
                        ecx,msr bpu counter1
                 mov
                 wrmsr
                         ecx,msr_bpu_cccr1
                  mov
                         eax,busproc_cccr_mask_PMI1
                  mov
15
                  wrmsr
                        HT_exit
                  imp
             ;;; else set T-own in ESCR
             T0set:
20
                         ecx,msr fsb escr0
                  mov
                        eax_busproc_escr_mask2 OR busproc_escr_T1
                  or
                  wrmsr
             HT_exit:
                         eax
                   pop
 25
                   call
                        release_spin_lock
                   ret
              no_HT:
                          eax,pml_initial_count
                   mov
                          edx,pml_initial_count + 4
                   mov
                                      ;;; 40-bit counters
                          edx,0ffh
 30
                   and
                           ecx,msr_bpu_counter0
                   mov
                    wrmsr
                           ecx,msr_fsb_escr0
                    mov
```

```
eax,busproc_escr_mask2 OR busproc_escr_T0
                mov
                 wrmsr
                        ecx,msr_bpu_cccr0
                 mov
                        eax,busproc_cccr_mask_PMI0
                 mov
5
                 wrmsr
                 ret
            busproc_restart endp
            ;;; a function to stop counting and retrieve final value
10
            busproc_freeze_read
                                   proc near
                 ;;; OUT edx:eax = current count
                         eax, 1
                  mov
                  cpuid
                  shr
                        ebx, 16
15
                        bl,bl ;;; no HT when zero
                  or
                       no_HT
                  jz
                        syncHT
                  call
                  push eax
             ;;; read ESCR
20
                         eax,eax
                  xor
                         edx,edx
                   xor
                          ecx,msr_fsb_escr0
                   mov
                   rdmsr
                         bh,01h
                   test
 25
                   jnz
                         cpu1
              ;;; executing on logical CPU0
              cpu0:
              ;;; if Tx clear, program own CCCR to stop counting
                   ;;; eax[3..2] == T0
 30
                   ;;; eax[1..0] == T1
                    test eax,03h
                          T1set
                    jnz
```

```
;;; stop counting
                        eax,busproc_cccr_stop_mask
                mov
                       edx,edx
                xor
                        ecx,msr_bpu_cccr0
                mov
5
                 wrmsr
                 ;;; clear ESCR
                        ecx,msr_fsb_escr0
                 mov
                       eax,eax
                 xor
                       edx,edx
                 xor
10
                 wrmsr
                 ;;; read count into edx:eax
                        ecx,msr_bpu_counter0
                 mov
                 rdmsr
                 jmp
                        HT_exit
15
            ;;; else
             T1set:
             ;;; clear T-own in ESCR
                        eax, NOT busproc_escr_T0
                  and
20
                         ecx,msr_fsb_escr0
                  mov
                  wrmsr
             ;;; read own CCCR
                          ecx,msr bpu_cccr0
                  mov
                  rdmsr
                  test eax,cccr_enabled
 25
                        disabled0
                  jz
              enabled0:
                  ;;; program the other's CCCR
                          eax,pml_initial_count
                   mov
                          edx,pml_initial_count + 4
 30
                   mov
                          edx,0ffh
                                      ;;; 40-bit counters
                   and
                          ecx,msr_bpu_counter1
                   mov
                   wrmsr
```

```
ecx,msr_bpu_cccr1
                mov
                        eax, busproc cccr mask PMI1
                 mov
                 wrmsr
                 ;;; stop counting
5
                        eax, busproc cccr_stop_mask
                       edx,edx
                 xor
                        ecx,msr_bpu_cccr0
                 mov
                 wrmsr
                 ;;; read count into edx:eax
10
                        ecx,msr bpu counter0
                 mov
                 rdmsr
                 jmp
                        HT_exit
             disabled0:
15
                  ;;; return zero count
                  xor
                        edx,edx
                        eax,eax
                  xor
                        HT_exit
                  jmp
20
             ;;; executing on logical CPU1
             cpu1:
             ;;; if Tx clear, program own CCCR to stop counting
                  ;;; eax[3..2] == T0
                  ;;; eax[1..0] = T1
25
                  test eax,0ch
                        T0set
                  inz
                  ;;; stop counting
                          eax, busproc cccr_stop_mask
                  mov
                         edx,edx
                  xor
 30
                          ecx,msr_bpu_cccr1
                   mov
                   wrmsr
                   ;;; clear ESCR
                          ecx,msr_fsb_escr0
                   mov
```

```
eax,eax
                XOL
                       edx,edx
                xor
                 wrmsr
                 ;;; read count into edx:eax
5
                 mov
                        ecx,msr bpu counter1
                 rdmsr
                 jmp
                       HT_exit
            ;;; else
10
            T0set:
            ;;; clear T-own in ESCR
                       eax, NOT busproc escr T1
                 and
                 mov
                        ecx,msr_fsb escr0
                 wrmsr
15
            ;;; read own CCCR
                        ecx,msr bpu cccr1
                 mov
                 rdmsr
                 test
                       eax,cccr enabled
                 jz
                       disabled1
20
            enabled1:
                 ;;; program the other's CCCR
                        eax,pml_initial_count
                 mov
                 mov
                        edx,pml initial count + 4
                                    ;;; 40-bit counters
                        edx,0ffh
                 and
25
                         ecx,msr_bpu_counter0
                 mov
                 wrmsr
                         ecx,msr_bpu_cccr0
                 mov
                         eax, busproc cccr mask PMI0
                 mov
                 wrmsr
30
                  ;;; stop counting
                         eax,busproc_cccr_stop_mask
                  mov
                 xor
                        edx,edx
                  mov
                         ecx,msr_bpu_cccr1
```

```
wrmsr
                ;;; read count into edx:eax
                        ecx,msr_bpu_counter1
                mov
                rdmsr
5
                       HT_exit
                jmp
            disabled1:
                 ;;; return zero count
                       edx,edx
                 xor
10
                       eax,eax
                 xor
            HT_exit:
                 xchg eax,[esp]
                 call
                      release_spin_lock
15
                 pop
                        eax
                 ret
            no_HT:
                 ;;; stop counting
20
                         eax,busproc_cccr_stop_mask
                 mov
                        edx,edx
                 xor
                         ecx,msr_bpu_cccr0
                  mov
                  wrmsr
                  ;;; clear ESCR
25
                         ecx, msr_fsb_escr0
                  mov
                  xor
                        еах, еах
                        edx,edx
                  xor
                  wrmsr
                  ;;; read count into edx:eax
                         ecx,msr_bpu_counter0
 30
                  mov
                  rdmsr
                  ret
             busproc_freeze_read
                                    endp
```